

Computer organization ENCS2380

تلخيص محاضرات ابو السعود

Ch 1+ Ch 2+Ch 3 +Ch 11+Ch 12

- * Computer Architecture: design & implementation
- * Computer Organization: structure & function

Technology: organization vs. design of implementation

Programmer: Architecture library & standards.

Design methods, standards, modeling tools.

Instruction → CPU hardware

Binary representation, memory, CPU

- * The Computer Revolution: personal tools

Moore's Law → higher performance & lower cost.

Processor → microprocessor chips.

Networked systems → distributed computing.

CPU & I/O, memory, interaction with people

Memory → RAM, ROM, Cache, Registers.

Storage → Hard disk, optical drives.

Network → Local area networks, Wide area networks.

Computer: →

① general purpose, variety of software, multi-tasking

② subject to cost / performance trade-off

→ Linux version for server is called "Ubuntu"

Server:

- Network based

- High capacity, performance, reliability.

- Range from small servers to building sized.

* personal mobile device (pMD) ذكاء اصطناعي

جهاز محمول يتيح لك الوصول إلى شبكة

- Battery operated. أرضية
- Connects to the internet through 인터넷
- Hundreds of dollars مئات الدولارات
- smart phone, tablets, electronic glasses.

العمل على الـ SW operation + maintenance

• I/O, memory, processor levels

* cloud computing. الحوسبة السحابية

- warehouse scale computers (WSC) ملايين الماكينات
- Software as Service "SaaS"
- portion of software run on pMD جزء من البرنامج
- run in the clouds. في السحابة
- Amazon and Google. أمازون وغوغل

"Digit حاسوب نباش في بيتك" Digit حاسوب في بيتك

لaptop laptop

* High level language \rightarrow compiler \rightarrow Assembly.

Assembly \rightarrow Assembler \rightarrow machine Language

Machine Language \rightarrow برمجة برمجيات برمجيات

جذر \rightarrow bit

group \rightarrow جماعة

band \rightarrow حبل

• 8 bits, 16 bits, 32 bits, 64 bits

• 1 GiB equivalent of 2GB RAM \rightarrow 2GB

parallel processing giving CPU no just two stages

understanding with Δ performance is same in parallel

* understanding performance bottleneck & religion

1. Algorithm also gives two stages with logic

"number of operation executed" will work

2. programming language, compiler, architecture.

"number of machine instruction executed per. operation"

* 3. processor & memory system of itself or the square

"how fast instruction are executed"

4. I/O system "including OS" the number of I/O

"how fast I/O operations are executed"

2 tips friend

* Eight great ideas

1. Design for Moore's law.

2. use abstraction to simplify design.

3. Make the common code fast.

4. performance nice; parallelism

5. " Pipelining" → operate parallel tasks

6. " prediction, jump, casting, aliasing"

7. hierarchy of memory.

8. Dependability via redundancy.

program (high level) example (middle) (low level)

program

Application
Software

Write high level
Language

System
Software

Hardware

CPU, memory, I/O

System Software wird mit ^{pro} Hardware verbunden.

Building Human Architecture

Compiler → translates HLL → machine Language.

operation system: service code. soft logic

- handling "I do not want dogs to return"

- ## • Managing memory and storage: ~~and going~~

- Scheduling of tasks | sharing resources.

* القدرة على العمل مع الفئات المختلفة organization just like compatible with different groups


"Taking the waterfalls 180? won

Programme Code \rightarrow to implement "value of T".

HULL Assembly → Hard wire representation.

as binary digits

* Structure: -spiral hierarchy of variables say `l`



تساً، أنو يقدر رخاف عد ترايزموال س وحرو بعده المرة

* Multicore Computer structure, multicores

أول انتشار (VIA) 2001

• General processing unit (CPU)

• Core: CPU inside, size: 2001

• Processor → CPU inside

* Cache memory "Megachip"

code & data & code cache

smaller & faster

and cache will be used per function

→ cache

memory store, retrieval, speed, latency

* a safe place for changes not been used

1. Volatile main memory & handle when power off

loses instruction and data when power off

2. Non Volatile secondary memory.

magnetic disk power off & data, but

flash memory → data lost power off

optical disk "CD ROM, DVD" is also

emission digital storage

fast access → cache

* Networks in the world of information : local & global

- Communication, resource sharing, nonlocal with W.
- Local area network (LAN): Ethernet.
- Wide " " (WAN): the Internet.
- wireless network: wifi, Bluetooth, ...

* History of computers: history

First: Vacuum Tubes. C1 " machine language " first
"language". uses power by Vacuum tubes and stored program concept →
آول كومبيوتر له البرنامج المخزن في الذاكرة
يحتوي على لوحة مفاتيح (Keyboard) ، يخزن البرنامج في الذاكرة
* . binary representation of machine codes.

C2 → smaller, cheaper, transistor, made from silicon
less heat than vacuum tube control
more complex arithmetic & logic units & units / OV ..

use HLL - different programs share units / OV now ..
مثلاً البرامج تشارك الموارد المادية.

C3 → Integrated circuits. ICs
معظم المكونات تدخل في دوائر متكاملة .
لدينا مكونات متكاملة

C4 → IC → بقى نراهن على أتمتة
aut.

Gordon Moore: co-founder of Intel

Observed number of transistors that could be put in a single chip was doubling every year.

"you can't keep up with comp. sys."

(P)rocessor (X)eon

- CISCs: complex instruction set computer. "Complex Hardware"
"Simple Software" "Intel"
- RISC: reduced instruction set computer. "Simple Hardware"
"Complex Software" "ARM" at robot unit

* micro controller → also CPU

RAM = 01101

RAM → [sequenc] 21 21 A 02

ROMs → [map]

* Response time: technology

How long it takes to do task. ↓ decreases by

* throughput: the probability that one operation

. Total number of tasks per unit time

↓ number of stages remaining

* Replacing the processor with a faster version?

unit w/g

* Adding more processors → less wait

→ less wait time, wait of I → shared I/O

→ 1 CPU → wait of unit w/g 1.23 2.27 3.29
→ 2 CPUs → wait of unit w/g 1.23 2.27 3.29

* Relative performance. also? -

Define performance = ~~number of jobs~~ / time taken by job

if x runs faster than y then $\text{Execution Time}_x < \text{Execution Time}_y$

" x is ~~time~~ faster than y "

$$\text{performance}(x) / \text{performance}(y)$$

$$\text{relative performance} = \text{Execution Time}(y) / \text{Execution Time}(x) = n$$

" y is ~~time~~ slower than x "

* Example ~~figures~~ to be written ~~below~~: $n = 2$.

time taken to run a "program" ~~is called~~ "elapsed time"

• 10 s on A, 15 s on B

• $\text{Execution Time}_B / \text{Execution Time}_A = 1.5$

$$15 / 10 = 1.5$$

so A is 1.5 times faster than B ~~and~~

* Measuring Execution Time.

• Elapsed Time: ~~total time spent by CPU~~

* Total response time, including all aspects of processing I/O, OS overhead, idle time.

* determines system performance.

• CPU time. cpu usage "CPU"


* time spent processing a given job ~~grabs CPU~~

Discount: I/O time, other job's shares

* Comprises user CPU time & system CPU time

* different programs are affected differently by CPU &

(A) ~~why system performance depends on clock speed~~ = ~~clock speed~~



(B) ~~clock period = time/cycle~~ = ~~clock period~~

$$\text{clock period} = \frac{\text{time}}{\text{cycles}} =$$

$$\begin{array}{l} 1 \text{ GHz} = 10^9 \text{ Hz} \\ 2 \text{ GHz} \end{array} \Rightarrow \text{clock rate} = \frac{10^9 \text{ Hz}}{2} = 5 \times 10^8 \text{ Hz}$$

* clock period : duration of a clock cycle "s"

* clock rate : cycles per second "Hz"

~~standard frequency~~ \Rightarrow ~~frequency~~ $= \text{cycles}/\text{second} = \text{clock rate}$

$$\text{CPU time} = \text{CPU clock cycles} \times \text{clock cycle time}$$
$$= \frac{\text{CPU clock cycles}}{\text{Clock rate}}$$

performance improved by.

1. Reducing number of clock cycles. \rightarrow ~~and 197 (2)~~

2. Increasing clock rate. \rightarrow ~~fast clock~~

3. Hardware designer must often trade off clock.

~~rate against cycle count of hardware written in C~~

* Example : Computer A : 2 GHz, 10s CPU time.

Designing computer B \Rightarrow 7.999999999999999 s \rightarrow ~~0.0000000000000001 s~~

. Aim for 6s. CPU time \rightarrow ~~0.0000000000000001 s~~

1. Can do faster clock, but causes $1.2 \times$ ~~1.2 times~~ \rightarrow ~~1.2 times~~ clock cycle

How fast must comp B's clock be?

لما يجيء الفرصة لـ μ CPU فهو في الواقع ترتيب +

$$\text{Clock Rate}_{(B)} = \frac{\text{clock cycle}(B)}{\text{CPU time}_B} = \frac{1.2 * \text{clock cycle}(A)}{6s}$$

$$\text{clock cycle}(A) = \text{CPU time} * \text{clock Rate}(A)$$

$$= 10s * 2 \text{ GHz} = 20 \times 10^9$$

$$\frac{1.2 * 20 \times 10^9}{6s} = \frac{24 \times 10^9}{6s} = 4 \text{ GHz}$$

6s \rightarrow يجيء الفرصة لـ μ CPU \rightarrow 4 GHz (الوقت الذي يستغرقه بـ μ CPU) +
"H" \rightarrow يجيء الفرصة لـ μ CPU \rightarrow 20 ns (الوقت الذي يستغرقه بـ μ CPU) +

* Clock cycle = Instruction count \times cycle per instruction

"الوقت الذي يستغرقه بـ μ CPU \rightarrow 4 GHz" \rightarrow 1 ns \rightarrow 1 instruction \rightarrow 1 ns

20 ns "cycle" opcodes

$$\text{clock cycle} = \text{Instruction count} \times \text{cycle per instruction}$$

• يجيء الفرصة لـ μ CPU \rightarrow 20 ns

$$(5) \text{ CPU time} = \text{Instruction count} \times \text{CPI} \times \text{clock cycle time}$$

$$= \text{instruction count} \times \text{CPI} \times 20 \text{ ns}$$

• يجيء الفرصة لـ μ CPU \rightarrow 20 ns

* Instruction count For a program. designed architecture +

Determined by program, ISA, Compiler.

RISC \rightarrow Instructions count.

* Average cycles per instruction.

Determined by CPU hardware. RISC \rightarrow CPI \approx 1

If different instructions have different CPI

Average CPI affected by instruction mix

Clock cycle time "Rate" \rightarrow technology \rightarrow design - we tip

$$\text{Instruction rate} \times 192 = \frac{\text{Clock Rate}}{\text{Instructions per clock}} = 192$$

* Example:

Computer A: cycle time = 250 ps, CPI = 2.0

Computer B: cycle time = 500 ps, CPI = 1.2

same ISA Hardware cues \rightarrow instruction execution

which is faster, and how much? \rightarrow

\downarrow CPU time:

$$\text{CPU time}_A = \text{Instruction Count} \times \text{Cycle time}_A$$

$$= I \times 2.0 \times 250 \text{ ps}$$

$$= I \times 500 \text{ ps} \rightarrow A \text{ is faster}$$

$$\text{CPU time}_B = I \times 1.2 \times 500 = I \times 600 \text{ ps}$$

$$\frac{\text{CPU time}_B}{\text{CPU time}_A} = \frac{I \times 600}{I \times 500} = 1.2 \times 1.2 =$$

\rightarrow A is faster than B by

1.2 \rightarrow 1.2 times

$$S = 1.2 \times 192 = 230.4 \text{ ps}$$

* If different instruction classes take different numbers of cycles \rightarrow clock cycle = $\sum_{i=1}^n \text{CPI}_i \times \text{Instruction count}_i$

$$P = CPI_1 + CPI_2 + \dots + CPI_n$$

$$2.1 = 21P \rightarrow P = 10.5$$

* Weighted average CPI

clock cycles

$$CPI = \frac{\text{clock cycle}}{\text{Instruction count}} = \sum_{i=1}^n [CPI_{(i)} \times \frac{\text{Instruction count}_{(i)}}{\text{instruction count}}]$$

$CPI = 1 + 2 + 2 + 2 + 2 = \text{avg } 1.8 \text{ clock cycles}$

$CPI = 1 + 2 + 2 + 2 + 2 = \text{avg } 1.8 \text{ clock cycles}$ \rightarrow Relative frequency

* CPI Examples

Alternative compiled sequences using instructions in classes A, B, C.

clock cycle	class	A	B	C
CPI for class			2	3
Instruction count	IC in seq. 1	2	1	2
IC in seq. 2	IC in seq. 2	4	1	1

Seq 1 : IC = 5 "2+2+1"

clock cycle 002×1

$= 2 \times 1 + 1 \times 2 + 2 \times 3$

$= 10$

Avg. CPI = $10 / 5 = 2$.

Seq 2 : IC = 6 "4+(+1)"

clock cycles

$= 4 \times 1 + 1 \times 2 + 1 \times 3 = 9$

Avg = $9 / 6 = 1.5$

CPI 1.5

Avg 1.5

* performance summary.

$$\text{CPU Time} = \frac{\text{Instruction program}}{\text{Instruction net instruction}} \times \frac{\text{Clock cycle}}{\text{Clock cycle}} \times \frac{\text{Seconds}}{\text{seconds}}$$

+ design ↓ + CPU + technology

Performance depends on:

- Algorithm: affects Ic, possibly CPI
- Programming language: affects Ic, CPI
- Compiler: affects Ic, CPI
- Instruction set architecture: affects Ic, CPI, Tc

* Power Trends.

* 2nd gen CMOS IC technology.

$$\text{Power} = \frac{\text{Capacitive load}}{\text{Program}} \times \frac{\text{Voltage}^2}{\text{f_id}} \times \text{frequency}$$

× 30% \rightarrow Cnew = 0.85 Cold \rightarrow 5V \rightarrow 1Vavg $\times 1000$
2.5Vbb \rightarrow f_id

* Reducing power

- Suppose a new CPU has
- 85% of Capacitive load of old CPU (C_{new} = 0.85 C_{old})
- 15% Voltage and 15% Frequency reduction.

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 (V_{\text{old}} \times 0.85)^2 \times f_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}} \times f_{\text{old}}}$$

$$= 0.85^4 = 0.52$$

* The power wall


- we can't reduce voltage further.

~~• we can't remove more heat.~~

* Ch 12.

Characteristics and Functions

I92, 2I address, group of instructions.



T, I92, 2I operation, 2I address, 16 op codes, 4 bits + op code.

Instruction.

36 instruction \rightarrow 6 bits address + 21 bits + bits op code.

memory \times 2¹⁰ elements = 2²⁰ memory cells.

[memory 10 \rightarrow 2¹⁰ elements] instruction

Address

memory.

128 MB

Cell = 32 bits, 10 address + 1 instruction + 12 data.

instruction.

$$128 = 2^{27} \quad 2^{27} = 2^{25} \text{ cells} \rightarrow \text{memory}$$

$$32 \text{ bits} = 4^{\frac{27}{2}} = 2^{25}$$

page

warn?

address field \rightarrow 25 bit

$$\text{add} = 18 \rightarrow 2^{18}$$


$$2^{18} \rightarrow \text{cells. } 2^{18} =$$

$$\text{memory } 2^{18} \times 2 = 2^{19} \text{ bytes. } \dots$$

$A+B \rightarrow$ infix ① load
 $AB+ \rightarrow$ post fix ② add
 $+ AB \rightarrow$ prefix ③ save

* Types of Operands: ^{Input/Output}

address - characters - Number - Logical Data



* Single - Instruction - Multiple - Data

"SIMD" Data types


1 instruction on

* Aligning 8 byte, 16 byte, 32 byte words

8 byte

16 half-word

32 word - 8 byte




Byte
~~Byte Jsi~~
 STRB R0, [100] ~~use R0 no B~~ ~~jump~~ ~~to 100~~
 STR R0, [100] ~~use Register Jsi~~ ~~jump~~
 memory address 100
 use Register Jsi ~~Jump~~
Add 100 1001
 + 1111
 move \rightarrow R \leftarrow R, Constant \rightarrow R \leftarrow jump *
 local \rightarrow memory \rightarrow R
 move R0, 1 \leftarrow R \leftarrow jump *
 mov R1, 0 \leftarrow R \leftarrow jump * ZFlag = 0
 Sub R0, R1, R0 \leftarrow R1 - R0
 BZ xyz jump if ZFlag = 1 "branch"
 SKIP $\left[\begin{matrix} \dots & 1 & 1 & 1 & 0 \end{matrix} \right]$ xyz \leftarrow jump *
 XYZ STF R0, [100]
 32 bit = 4 Byte.

*Data Transfer:-

- * 1. Source 1) \leftarrow R0, [100] LDR R0, [100]
- * 2. destination \leftarrow R0, [100] \leftarrow R0, [100]
- * 3. Data val \leftarrow R0, [100] \leftarrow R0, [100]

STB R0, [100]
 byte.

LDRH R0, [100] \Rightarrow 16 bit "1/2 High"
 LDRL R0, [100] \Rightarrow 16 bit "1/2 Low"



Constant use

5 bits → 0 → 31 un signed.

$0 \rightarrow 2^{n-1} - 1$ range

5 bits → $-2^4 \rightarrow 2^4 - 1$ signed.

$-2^{n-1} \rightarrow 2^{n-1} - 1$

$+12 = 0011.000$


$-12 = 1101.000$ 2's complement.

tid 1 = 3 bits


$-512 \rightarrow 1000 \rightarrow 10$ bits

$-2^{n-1} \Rightarrow 9 = n-1 (1+2+3) - 28 = 9$

$n = 10$. tid 0.



Example: 32 bit mode



① → only register

② → memory or register Constant

1 bit \rightarrow 2¹ = 2 modes \rightarrow 2¹ = 2

* support 48 operation

* 24 register

24 register \rightarrow 2²⁴ = 16777216 modes \rightarrow 2²⁴ = 16777216

32 bit OP Code \Rightarrow # of operation = 2^n

Given 48 modes $\Rightarrow 2^6 = 64$

$$1 - n = 6 \text{ bits}$$

① → Register \Rightarrow # of register = 2^n

$$24 = 2^5 = 32$$

Given 24 registers \Rightarrow $n = 5$ bits = 32

* mode = 1 bit

$$② = 32 - (6 + 5 + 1) = 10$$

$$= 20 \text{ bits}$$

memory part

$$\# \text{ of cells} = 2^{20} \text{ bits} = 1 \text{ MB} \leftarrow \text{no bits} + 2^n$$

$$\text{memory part} = 2^{20} \times 1 \text{ bit} = 1 \text{ MB}$$

$$\frac{2^{27}}{2^8} = 2^{26} \quad \# \text{ of bits in file.}$$

128 MB do for width of cell 16 bits
 Cell = 16 bits

* Capacity of memory : $128 \text{ MB} = 128 \times 2^{20}$
 $= 2^7 \times 2^{20}$

* Cell = 16 bits = 2 Byte

$\frac{2^{27} \text{ Byte}}{2 \text{ Byte}} = 2^{26} \text{ cell}$

of address bytes = 26 bits

$2^{\# \text{ of address bytes}} = \text{number of cells} = \text{length of memory}$
 MAR
 VIA
 CCR

A, A AND

A, A VON

A, A OOR

1. op codes are represented by abbreviations.
called mnemonics

* Instruction Representation

1. op codes are represented by abbreviations.

Called mnemonics

* Instruction Types:

1. Data processing.
2. Data storage.
3. Control → "if statements".
4. Data movement.

① One-address instruction

To -> y = $y + A$

RAM SUB y, A $y \leftarrow y - A$
ADD y, A, B $y \leftarrow y + B$ destination y
DIV y, A, B $y \leftarrow y / A$
MDy y, A, B $y \leftarrow y * B$

② Two address instruction

SUB A, B A $\leftarrow A - B$
MOV A, B A $\leftarrow B$ → move B in A.
ADD A, B

③ One address instruction

ADD C

Local D	register vs memoryful	+ Add
Stor y	ac	- Sub
Sub B	→ Implicite lic	÷ div
Div y.	"ac" lic w/B no bfin	↔ Mult
Inc C	I mit increment.	To many *

~~std::list<T>~~ - std::y → y ~~for~~ Ac - ~~as~~ who

$$y = \frac{A-B}{C+(D+E)}$$

memory	ADD, MVR ✓
	SUB, DIV
5	(Tos-1) op Tos
7	B = <u>A</u>

1. SUB Y,A,B $\begin{array}{|c|c|} \hline P & \text{Tos} \\ \hline \end{array}$ $\begin{array}{|c|c|} \hline 5 \\ \hline \end{array}$ $(\text{Tos}-1) \text{ op Tos}$


2. MUL T,D,E $\begin{array}{|c|c|} \hline P & (\text{Tos}-1) \\ \hline \end{array}$ $\begin{array}{|c|c|} \hline 7 \\ \hline \end{array}$ $B = A$

3. ADD K,C,T

4. DIV Y,y,K

$A \ B +$ push A, push B, add.
 $+ \ AB$


الآن * فوق push A $\rightarrow y = AB - CDE * + /$
push B



$A+B \rightarrow$ infix ① load
 $AB+ \rightarrow$ post fix ② add
 $+AB \rightarrow$ prefix ③ save

* Types of Operands: ^{Input/Output}

address - characters - Number - Logical Data



* Single - Instruction - Multiple - Data

"SIMD" Data types.


1 instruction on

* Align ^{Aligning A word} \rightarrow A

8 byte

16 half-word

32 word - 8A - f



Byte
~~Byte Jsi~~
 STRB R0, [100] ~~use R0 no B~~ ~~jump~~ ~~to 100~~
 STR R0, [100] ~~use Register Jsi~~ ~~jump~~
 memory address 100
 use Register Jsi ~~Jump~~
Add 100 1001
 + 1111
 move \rightarrow R \leftarrow R, Constant \rightarrow R \leftarrow jump *
 local \rightarrow memory \rightarrow R
 move R0, 1 \leftarrow R \leftarrow jump *
 mov R1, 0 \leftarrow R \leftarrow jump * ZFlag = 0
 Sub R0, R1, R0 \leftarrow R1 - R0
 BZ xyz jump if ZFlag = 1 "branch"
 SKIP $\left[\begin{matrix} \dots & 1 & 1 & 1 & 0 \end{matrix} \right]$ xyz \leftarrow jump *
 XYZ STF R0, [100]
 32 bit = 4 Byte.

*Data Transfer:-

- * 1. Source 1) \leftarrow R0, [100] LDR R0, [100]
- * 2. destination \leftarrow R0, [100] \leftarrow R0, [100]
- * 3. Data val \leftarrow R0, [100] \leftarrow R0, [100]

STB R0, [100]
 byte.

LDRH R0, [100] \Rightarrow 16 bit "1/2 High"
 LDRL R0, [100] \Rightarrow 16 bit "1/2 Low"


Copy from CPU to memory \rightarrow memory address 7812
 Copy to stack 8987

* unsigned for Carry

$$\begin{array}{r} 1001 \\ 1110 \\ \hline 10111 \end{array} \quad \begin{array}{r} 9 \\ + 14 \\ \hline 23 \end{array}$$

* Signed → overflow

Carry flag = 1
 also overflow
 overflow




Carry flag.
 بث بت
 Carry flag.

← overflow if the Carry flag is 1 in unSigned.

$$\begin{array}{r} 1001 \\ 1110 \\ \hline 10111 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 0 \end{array}$$

* Signed.



$$\begin{array}{r} 1001 \\ 1110 \\ \hline 0111 \end{array} \quad \begin{array}{r} -7 \\ -2 \\ \hline 250 \end{array}$$

Overflow = 1 if the result is negative

أيضاً لو تم


$$0111 \quad -9$$

Overflow = 1 if the result is positive (+) and the result is negative (-)


-- -- -- (-) -- -- (+) -- -- -- -- *

overflow if negative *

* shift Right →




* shift left ←




Logical

Carry → old bit yet

* logical \rightarrow un signed
 * Arithmetic \rightarrow signed] linear shift.




Arithmetic Right Shift.
S هو المسقط



Arithmetic Left Shift
S هو المسقط

الخطوة قبل الرقم وعندما ليس وفور تفريغ
 $\frac{5}{2} = 2.5 \approx 2$ أكبر عدد صحيح يتحقق
 ارقام



Rotate.

12 \rightarrow 0001 0010 BCD] \rightarrow Conversion.
 0000 1100 .

* Transfer of control ..

jump \rightarrow Conditional.

\rightarrow unconditional.

True False

* Examples of shift and Rotate operation

10100110 Logical right shift 3 bit 00010100

3 bit Cipiliv

Carry = 1 → Register up bit

10100110 Arithmetic left shift 3 bit 10110000

10100110 → 10110000

جنيف ← بختون

جنيف ← بختون

10100110 Arithmetic right shift 3 bit 11110100

10100110

عالي لدم نو
دوه ده
دوه ده
دوه ده

11110100

* Conversion :

ex: Convert from decimal to binary.

پیشی BCD

1111

12 8 bit 0000 1100

12 8 bit 0001 0010

Hex

BCD


$BCD \rightarrow$ 4 bits = one digit N

* input 88 output 11011011
يُخَالِفُ CPU لـ "Memory" الاتِّصالُ بـ "CPU"

* Transfer of Control : الامر الذي يستمر بـ "الخطوة" المُؤكدة
يعني أنه يُخَالِفُ الترتيب ويفتح بـ "instruction" يُغيّر الخطوة
ex: jump , Branch "لهم الذهاب" لـ "jump"

un Conditional \rightarrow True

Conditional \rightarrow لزام فتح



* Conditions \rightarrow flag

CF, ZF, OF, SF

carry و CF

CF = 1

zero و ZF

ZF = 1

overflow

(+) و SF

SF = 1

SF = 0 (+) و SF

$BR \geq 200$

resBranch dest $FZ = 111$

Address 200

"Seg" الترتيب Code dest $FZ = 011$

$j N \geq 300$

jump dest $FZ = 011$

* next instruction's address "PC = 6" بعدها

PC قيمة المخرج من BR 100 هي 200

PC = PC + 100

PC = PC + displacement.

PC = address

* Call function. "procedure call"

Function دالة

Call Function دالة

Function دالة

Function دالة

jump address

جاءه من

PC = 410


stack لـ PC يخزن "push"

PC لـ stack no pop يخزن "pop"

* BRE R1, R2, 235

if R1 equal R2 do "BR 235" 75 70

* Call procedure



PC → push on stack "Call w1"
 $PC = \sum_{i=1}^n memory_i$
 Ret → pop stack
 $PC = PC - 4$




Stack diagram:
 Address 4000: Value 4100
 Address 4100: Value 4101
 Address 4500: Value 4600 (Call proc1)
 Address 4600: Value 4601 (Call proc2)
 Address 4650: Value 4651 (Call proc2)
 Address 4800: Value 4800 (Return)
 Address 4900: Value 4901 (Proc1)
 Address 5000: Value 5001 (Proc2)

Push operation:
 PC = 4101 → PC = 4500 → PC = 4601
 "push on stack"
 Proc1 PC = 4800
 PC = 4601

Return operation:
 PC = 4601 → PC = 4651 → PC = 4800

X86 → CPU "Call w1" \rightarrow push proc1

* Ch 3



cells \rightarrow length

Address bus : address مخصوصاً لـ write

Control bus : r, w CPU مخصوصاً لـ write
+ read

Data bus : بعثة الاتصال بين write
memory و CPU

mov [R0], R1 1. Add 1. R1

Memory

* MAR: memory address register.

يعمل على إدخال address bus

* مُنْتَهٰى الْمَوْرِدِيَّةِ الْأَنْقَلَبِيَّةِ (eg. no global address bus)
 ، address bus 25 lines من مجموع MAR only

8 line "address bus" = 2^8 cell = 256 words

$$2^{10} = K \text{ without}$$

$$2^{20} = M$$

$$2^{30} = G$$

$$2^{40} = T_h$$

* MBR of memory buffer register

Data Bus

Data Bus = Cell length.

* I/O AR : I/O Address Register

I/O register 25 lines address bus

* I/O BR : I/O Buffer Register

I/O register 25 lines Data bus


* PC = Program Counter next instruction add write

* IR = Instruction Register "A"

PC → MAR → memory add write

IR → MBR → Bus V/I, ex. memory

* PC auto increment ^{note}
 Fetch cycle Execute cycle



* action categories "operation & intent"

- Processor-memory: Data transferred from processor to memory or from memory to processor
- Load "memory to reg" / Store "reg to memory"
- Data processing: operation "+ - * / %" and, or...
- Control: jump or Branch, Call function
- processor-I/O

* Example.


AC → ~~one register~~ ^{AC} add [100], [200] AC ~~value~~ ^{value} +
 add [100] ^{value} AC ~~value~~ ^{value} +
 "AC" ~~value~~ ^{value} ~~operation~~ ^{op} ~~5791~~

→ 100 + 200 → 300

→ 300 → 8AM → 300

16 جمیع
Hex

T



step 1

Fetch

940	0003
941	0002

300	PC
0003	AC
1940	IR

Step 2

PC → increment PC

* Slide 12

* Interrupts: اینکے طور پر

• Polling: CPU کو 5 ملی ثانیہ میں I/O کا check کرنے کا طریقہ

I/O check

• Interrupt: CPU کو چھپا کر اس کو ایک ایسا مکان بخوبی دے کر

Interrupt Bus → اس کو ایک ایسا مکان بخوبی دے کر

↑
interrupt bus

*, * I/O

interrupt *, division by zero, arithmetic overflow

*, exception

*, hardware failure

*, timer

function to execute ISR w/ interrupt ✓ *

Instruction "interrupt"

97 oppr. soe 14pc

* Slide 14 \rightarrow $m_0 + \omega_0$ 39

* Slide 15 ~~Zooplankton~~ + ST

١٩٣٤ "ادلوجة" ایجاد ہے خطا

* into ~~simp~~ 7 ⚡ Priority. ⚡ disponibl

int I = 1; مقدمة
for (I = 1; I <= 10; I++) الوقت
{
 cout << I; الخطوة
}
ناتج

97 | DHE | 6-1-

2 big T. galbraithi L. 29

~~25~~ Cl ship *

• 1900-1909 •

~~2000-05-26 0 200 19.00~~
~~2000-05-26 15 19.00~~

function to execute ISR w/ interrupt J*

int 0, int P1, int 2

Instruction "interrupt"

J* OPP1 508 1PP2

J* OPP1 508 1PP3

* Slide 14 → p. 9 + 29

* Slide 15, 29 → p. 9 + 29

"interrupt" 29

* int 0 J* OPP1 508 1PP2


int 1 J* OPP1 508 1PP2

int 2 J* OPP1 508 1PP2

* slide 16: OPP1 508 1PP2

* 17 - 20 "slide" 29

* Slide 21



interrupt J* printer, Disk, Communication Disk

priority: printer = 1

Disk = 2

Communication = 3

Disk = 3

Communication > Disk > printer

10 sec "user program" ① اینتراج

15 sec in "Printer interrupt" 10 sec in

5 sec in "Communication interrupt"

2.5 sec in "Communication priority" 10 sec

$2.5 = 10 + 15$ جمیع 15 sec درینگ 10 sec

5 sec low priority printer 35 sec = 25+10

user program time $t = 40 - 0.3$

and FC and CPU will be 70 ms

* Sequential * without priority * with low * *

Printer → start: 10

→ End: 20

Communication → start: 20


→ End: 30

Disk → start: 30

→ End: 40

* I/O Function


* data is temporary address will be I/O



address → cell address

read → $\text{addr} \rightarrow \text{Data}$

write → $\text{addr} \rightarrow \text{Data}$



* Capacity of memory

$$= 256 \text{ MB}$$

* Cell = 16 bits

* Address bus = ??

$$256 \times 2^{20} = \square \text{ Byte}$$

width of cells = width of 1 cell = 2 Byte

width of Data * 128 M cells = $2^7 \cdot 2^{20}$

* MBR = width of data = 2^{27} cells.

* MAR = length of address Address bus = 27 bus

* 64 bit bus \rightarrow 64 bits = 8 bytes

* Address bus in memory \neq Address bus in CPU

* Slide 25

حجم المعلومات

* Slide 26:

* Data Bus

$\Rightarrow 32$ = one access we read 32 bit

$\Rightarrow 64$ = " " " " = 64 bit

more data \rightarrow better performance with 64 bit

more data

* Address Bus.

CPU has direct access to memory \rightarrow more width

* determine the maximum possible memory capacity of the system.

* point to point Interconnect
→ point to point

* Ch 11 : Addressing modes.

[S+, R], [R, S]

ADD 1000

مِنْهُمْ ١٥٠٠ = Constant ?

CPU ?? 1000 = memory address ??

$$Ac = Ac + 1000 \quad ??$$

فیصلہ ۱۰

Addressing mode

- Immediate "Constant" بثغر صورقة لفسي Instructions
 - Direct "memory Address" [1000] [1000]
 - Indirect "memory "in direct" " [1000]

→ address 1000 يرجع على
operand بثغر العينه ليس جواها

[1000] address 1000 يرجع على
"this address" العينه ليس جواها هي

1000 4000 يرجع على 1000 سو جواها → Access

4000 129 address 4000 هو رقم عناصر للعنصر "صورقة" direct up

بثغر العينه ليس جواها

• Register:

ADD R_0, R_1, R_2 reg words *

- ## • Register in disel

$$\text{Imp} R_1 = 1000$$

LDR R₀ [R₁]

L-DR B. H.

LDR R₀, 9000 ✓

• Displacement:

LDR R₀, [R₁, +2]


• Stack:

push R₀

• دلایل "mode bit" لیست ~~جیز~~ جیز اس *

برای دسترسی محدود شدن! "mode" استاندارد.

* Displacement Addressing:



$A + (R)$
+ base address

Index
reg.

ADD R₀, [R₁, +1]
ADD R₀, [Array + R]

R₁ is base address

in reg.

* note "LDA, STR" این دستوراتی هستند

"move, Mov" Intel

* Relative Addressing:

Jump, Branch

PC = PC + $\boxed{}$

* Instruction length:

[.9], .9 901

000F .9 901

Allocation of Bits:- Instruction Length

- * # of add. modes
- * # of operands
- * Reg. Versus memory. "operands ^{reg or mem} can be all reg or memory"
- * # of reg.
- * # of address range.

Slides are Ch 11 محتوى درس الدرسون *

* A/Rm \rightarrow instruction "same length"

* Relative Addressing.

$$\text{jump 100} \rightarrow PC = PC + 100$$

* displacement \rightarrow more details in notes

* Variable - Length Instruction :

B1SC \rightarrow Variable length.

* Add R₃, R₃, #19.

Add R₃, #19. Thumb "skip"