

# Computer organization ENCS2380

تلخيص محاضرات ابو السعود  
Ch 1+ Ch 2+Ch 3 +Ch 11+Ch 12

\* Computer Architecture: design of hardware

\* Computer Organization: study of implementation

technology: organization & implementation

programmer: Architecture & hardware

Instruction → CPU hardware

\* The Computer Revolution: cloud computing

Moores Law → doubling of transistors

server → hardware & software

interaction, network, CPU & software

server → hardware & software

server → hardware & software

server → hardware & software

Computer: →

① general purpose variety of software

② subject to cost/performance tradeoff

Server:

• Network based

• High capacity, performance, reliability.

• Range from small servers to building sized.



### \* Personal Mobile Device: (PMD)

- Battery operated.
- Connects to the internet.
- Hundreds of dollars.
- smart phone, tablets, electronic glasses.

I/O, memory, processor

### \* cloud computing.

- warehouse scale computers (WSC)
- software as service "saas"
- portion of software run on PMD & a portion run in the cloud.
- Amazon and Google.

"..."

...

\* High level Language → Compiler → Assembly.  
Assembly → Assembler → machine Language.

Machine Language

bit → 0/1

byte → 8 bits




parallel processing since: cpu is just for steps  
performance is n/c in parallel

\* understanding performance

1. Algorithm  
"number of operation executed"
2. programming Language, compiler, architecture.  
"number of machine instruction executed per. operation"
3. processor & memory system  
"how fast instruction are executed"
4. I/O system "including OS"  
"how fast I/O operation are executed"

\* Eight great ideas

1. Design for Moore's law.
2. use abstraction to simplify design.
3. Make the common case fast.
4. performance via parallelism
5. " " pipelining
6. " " prediction. jump
7. Hierarchy of memory
8. Dependability via redundancy.





System software → Hardware / Software  
 ↳ Human Architecture.

Compiler → translates HLL → machine Language.

operation system: service code.


- handling I/O
- Managing memory and storage.
- Scheduling of tasks / sharing resources.

Comparable → High level organization of computer system.

Programme Code → HLL → Assembly → Hardware representation.

Assembler → compiler → Encoded instruction  
 binary digits

\* Structure.





تنبأ أنو بقدر تضاعف عدد ترانسستوروا ل سنة واحدة يقف الحماز  
Moore's Law: <sup>١٨ سنة الحماز</sup>

\* Multicore Computer structure:

- General processing unit
- Core: <sup>cpu</sup> <sub>ipb</sub>
- processor → <sup>cpu</sup> <sub>ipb</sub>

\* Cache memory "Mega"

code & data <sup>خزينه</sup> <sub>code</sub> & <sup>خزينه</sup> <sub>data</sub>  
smaller & faster  
Cache <sup>تزيد</sup> <sub>performance</sub>  
Cache <sup>تزيد</sup> <sub>performance</sub>

\* a safe place for data

1. Volatile main memory <sup>lose</sup> <sub>instruction and data when power off</sub>
2. Non Volatile secondary memory
  - magnetic disk <sup>power off</sup> <sub>lose data</sub>
  - Flash memory
  - optical disk " CD Rom, DVD "



## \* Networks

- Communication, resource sharing, non local
- Local area network (LAN): Ethernet
- wide area network (WAN): the Internet
- wireless network; wifi, Bluetooth

## \* History of computers

### First: Vacuum Tubes

machine language  
vacuum tubes  
power consumption  
stored program concept  
machine codes

C2 → smaller, cheaper, transistor, made from silicon  
less heat than vacuum tube

more complex arithmetic & logic units

use HLL

C3 → Integrated circuits

transistor arrays  
smaller, faster, less power

C4 → IC → transistor arrays  
smaller, faster, less power



Gordon Moore: co-founder of Intel

observed number of transistors = that could be put in a single chip was doubling every year.

- CISC: complex instruction set computer. "Complex Hardware" "Simple software" "Intel"
- RISC: reduced instruction set computer. "Simple Hardware" "Complex software" "Arm"

\* micro controller → CPU

Ram → [مذكرة]

Rom → [تعليمات]

\* Response time: <sup>technology</sup>

How long it takes to do task.

\* Throughput: <sup>operation</sup>

Total work done per unit time.

\* Replacing the processor with a faster version?

\* Adding more processors?

\* ...



## \* Relative performance

Define performance =  $\frac{1}{\text{Execution Time}}$

"X is n times faster than Y"

$$\text{performance}(x) / \text{performance}(y)$$

$$\text{Execution Time}(y) / \text{Execution Time}(x) = n$$

## \* Example

time taken to run a program

• 10 s on A, 15 s on B

• Execution time B / Execution time A

$$15 / 10 = 1.5$$

so A is 1.5 times faster than B

## \* Measuring Execution Time

• Elapsed Time:

\* Total response time, including all aspects of processing I/O, OS overhead, idle time.

\* Determines system performance.

• CPU time.

\* time spent processing a given job


Discounts I/O time, other job's shares

\* Comprises user CPU time & system CPU time



\* different programs are affected differently by CPU

clock rate =  $\frac{\text{system performance}}{\text{clock cycle time}}$  =  $\frac{\text{clock rate}}{\text{factor}}$



clock period = cycle =  $\frac{1}{\text{clock rate}}$

1. GHz } clock rate. "Hz"  
2. GHz }

\* clock period: duration of a clock cycle "s"

\* clock rate: cycles per second "Hz"

frequency

$$\text{CPU time} = \text{CPU clock cycles} \times \text{clock cycle time}$$

$$= \frac{\text{CPU clock cycles}}{\text{clock rate}}$$

performance improved by.

1. Reducing number of clock cycles.
2. increasing clock rate.
3. Hardware designer must often trade off clock rate against cycle count.

\* Example: Computer A: 2 GHz, 10s CPU time.

Designing computer B:

• Aim for 6s CPU time.

How fast must comp B clock be?  $\frac{1}{2} \times \text{clock cycle}$



\* different programs are affected differently by clock rate

$$\text{Clock Rate (B)} = \frac{\text{clock cycle (B)}}{\text{CPU time B}} = \frac{1.2 \times \text{clock cycle (A)}}{6s}$$

$$\begin{aligned} \text{Clock cycle (A)} &= \text{CPU time A} \times \text{clock Rate (A)} \\ &= 10s \times 2 \text{ GHz} = 20 \times 10^9 \\ \frac{1.2 \times 20 \times 10^9}{6s} &= \frac{24 \times 10^9}{6} = 4 \text{ GHz} \end{aligned}$$

في زمن 'B' يكون المعدل 4 GHz  
 clock rate = cycles per second

\*  $\text{Clock cycle} = \text{Instruction count} \times \text{cycle per instruction}$   
 "بعض الأوقات" في CPU  
 Instruction → 

op1	op2	op3
-----	-----	-----

  
 opcode

clock cycle = number of instructions × cycle per instruction

$$\begin{aligned} \text{(s) CPU time} &= \text{Instruction count} \times \text{CPI} \times \text{clock cycle time} \\ &= \text{Instruction count} \times \frac{\text{CPI}}{\text{Clock Rate}} \end{aligned}$$

\* Instruction count for a program. design is determined by program, ISA, Compiler.

\* Average cycles per instruction. determined by CPU hardware. RISC → low CPI  
 if different instructions have different CPI  
 Average CPI affects by instruction mix



clock cycle time "Rate" technology design.

$$\left[ \frac{\text{Instruction Count}}{\text{CPI}} \times \text{CPI} \right] = \text{Instruction Count}$$

\* Example:

Computer A: cycle time = 250 ps, CPI = 2.0

Computer B: cycle time = 500 ps, CPI = 1.2

Same ISA Hardware view → instruction view

which is faster, and how much?

↓  
CPU time

$$\text{CPU time (A)} = \text{Instruction Count} \times \text{Cycle time}_A$$

$$= I \times 2.0 \times 250 \text{ ps}$$

$$= I \times 500 \text{ ps} \rightarrow \text{A is faster}$$

$$\text{CPU time (B)} = I \times 1.2 \times 500 = I \times 600 \text{ ps}$$

$$\frac{\text{CPU time B}}{\text{CPU time A}} = \frac{I \times 600}{I \times 500} = 1.2$$

$$\frac{\text{CPU time A}}{\text{CPU time B}} = \frac{I \times 500}{I \times 600} = 0.833$$

EX: A is faster than B by

CPU  
CPI

$$1/2 =$$

$$0.833 = 1/1.2 = 1/1.2$$

\* if different instruction classes take different

numbers of cycles → clock cycle =  $\sum_{i=1}^n \text{CPI}_i \times \text{Instruction Count}_i$

$$2.1 = 2.1 \times 1.2 = 2.52$$

$$2.1 = 2.1 \times 1.2 = 2.52$$

$$P = 500 + 500 + 1000 =$$

$$2.1 = 2.1 \times 1.2 = 2.52$$



\* Weighted average CPI

$$CPI = \frac{\text{clock cycle}}{\text{Instruction Count}} = \sum_{i=1}^n \left[ CPI_{(i)} \times \frac{\text{Instruction Count}_{(i)}}{\text{Instruction Count}} \right]$$

Relative Frequency

\* CPI Example:  
Alternative compiled sequences using instructions in classes A, B, C.

	Class A	Class B	Class C
CPI of class	1	2	3
IC in seq. 1	2	1	2
IC in seq. 2	4	1	1

• Seq 1: IC = 5 "2+2+1" =  
clock cycle

$$= 2 \times 1 + 1 \times 2 + 2 \times 3$$

$$= 10$$

$$\text{Avg. CPI} = 10/5 = 2.$$

• Seq 2: IC = 6 "4+1+1" =

clock cycles

$$= 4 \times 1 + 1 \times 2 + 1 \times 3 = 9$$

$$\text{Avg} = 9/6 = 1.5$$

pi slo

Avg of pi slo

## \* performance. Summary.

$$\text{CPU Time} = \frac{\text{Instruction}}{\text{Program}} \times \frac{\text{Clock Cycle}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock Cycle}}$$

↓ design                      ↓ CPU                      ↓ Technology

## Performance depends on:

- Algorithm: affects Ic, possibly CPI
- Programming language: affects Ic, CPI
- Compiler: affects Ic, CPI
- Instruction set architecture: affects Ic, CPI, Tc

## \* Power Trends

\* 2in CMOS IC technology.

$$\text{Power} = \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency}$$

↓ × 30%                      [ channels + 0.6 + 5V + 1V ] × 1000  
 ↓                                      ↓                                      ↓                                      ↓  
 ↓                                      ↓                                      ↓                                      ↓  
 ↓                                      ↓                                      ↓                                      ↓

## \* Reducing power

- suppose a new CPU has
- 85% of Capacitive load of old CPU
- 15% Voltage and 15% Frequency reduction.

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 (V_{\text{old}} \times 0.85)^2 \times f_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}} \times f_{\text{old}}}$$

$$= 0.85^4$$

$$= 0.52$$




\* The power wall

- we can't reduce voltage further.
- we can't remove more heat.

\* Ch 12.

Characteristics and function



Instruction: 36 bits total. 19 bits address, 8 bits op code, 16 bits data.

Instruction.

36 instruction  $\rightarrow$  6 bits  $\rightarrow$  64 instructions

Address: 10 bits  $\rightarrow$   $2^{10}$  elements

memory.

128 MB

Cell = 32 bits

$$128 = 2^{27} \text{ cells} \rightarrow \text{memory}$$

$$32 \text{ bits} = 4 \text{ bytes} \rightarrow 2^{27} \times 4 = 2^{29} \text{ bytes}$$

cell = 18 bits


$$2^{18} \times 2 = 2^{19} \text{ Bytes}$$



$A+B \rightarrow$  infix  
 $AB+ \rightarrow$  post fix  
 $+AB \rightarrow$  prefix


\* Types of operands:

address - character - Number - Logical Data



\* Single - Instruction - Multiple - Data "SIMD" Data types

- 8 byte
- 16 half word
- 32 + word





Byte  
↑  
STRB R0, [100]

Byte Jai  
↑  
R0 no B  
↑  
memory address 100


STR R0, [100]  
↓  
R0 Register Ji Jai

Add 100  
100  
+ 0111

move → R ← R, Constant → R

local → memory → R

move R0, 1  
mov R1, 0



0 - 1 = -1  
jump Z flag = 0

Sub R0, R1, R0 R1 - R0

BZ xyz jump if Z flag = 1 "black"

skip [ ... ] xyz

xyz str R0, [100]

\* Data Transfer:

32 bit = 4 Byte

1. Source → LDR R0, [100]


2. destination

3. Data [100]

STRB R0, [100]  
↓  
byte.

LDRH R0, [100] ⇒ 16 bit "1/2 High"

LDR L R0, [100] ⇒ 16 bit "1/2 Low"



isc -> b.SI Register use  
 Register = 2<sup>n</sup> bits use

24 Register 5 bits

Register <- memory. bits

Constant

5 bits -> 0 -> 31 unsigned.

5 bits -> -2<sup>4</sup> -> 2<sup>4</sup> - 1 signed.

-2<sup>n-1</sup> -> 2<sup>n-1</sup> - 1


+12 = 01100

-12 = 210100 2's complement.

-512 -> 511 -> 10 bits



-2<sup>9</sup> => 9 = n-1 (1+2+2) - 58 = 10

n = 10.





Example 1:



① → only register

② → memory or register Constant.

1 bit → mode

\* support 48 operation

\* 24 register

Op Code ⇒ # of operation =  $2^n$

$48 = 2^n$

$n = 6$  bits

① → Register ⇒ # of register =  $2^n$

$24 = 2^n$

$n = 5$  bits

\* mode = 1 bit

② =  $32 - (6 + 5 + 1)$   
= 20 bits

memory

# of Cells =  $2^{20}$  = 1 MB

memory =  $2^{20}$  x 1 MB = 1 MB

$$\frac{2^{27}}{2^1} = 2^{26} \rightarrow \# \text{ of bits in file}$$

128 MB  
 cell = 16 bits

\* Capacity of memory : 128 MB =  $128 \times 2^{20}$   
 $= 2^7 \times 2^{20}$

\* Cell = 16 bits = 2 Byte =  $2^{27}$  Byte

1 Byte = 8 bits

$$\frac{2^{27} \text{ Byte}}{2 \text{ Byte}} = 2^{26} \text{ cell}$$

# of address bus = 26 bits

$$2^{\# \text{ of address bus}} = \text{number of cells} = \text{length of MAR}$$

B.A. 8  
 B.A. 8  
 B.A. 8

B.A. 8  
 B.A. 8  
 B.A. 8



## \* Instruction Representation

1. opCodes are representation by abbreviations.  
Called mnemonics

## \* Instruction types:

1. Data processing.
2. Data storage.
3. Control - if statements.
4. Data movement.

### ① Three-address instruction

RAM	SUB	y, A, B	
	ADD	y, A, B	distinction in y
	DIV	y, A, B	y R A+B
	MPY	y, A, B	

### ② Two address instruction

SUB	A, B	A ← B - A
MOV	A, B	A ← B → move B in A.
ADD	A, B	

### ③ one address instruction

ADD C

Load D register as memory address  
 ac  
 stor y  
 sub B → بترتيب implicit  
 Div y. "ac" بترتيب  
 inc c 1 increment.

+ Add  
 - Sub  
 ÷ div  
 ↔ Multp

stor y → y Ac  
 y ac Ac

$$* y = \frac{A-B}{C+(D+E)}$$


1. sub y, A, B
2. mult T, D, E
3. add k, C, T
4. div y, y, k

memory	
B Tos	5
A (Tos-1)	7

ADD, mult  
 sub, div  
 (Tos-1) op Tos  
 $B = A$

A B + push A, push B, add.  
 + AB

\* فوق \* لينة الى  
 push A → y = AB - CDE \* + /  
 push B






$A+B \rightarrow$  infix  
 $AB+ \rightarrow$  post fix  
 $+AB \rightarrow$  prefix


\* Types of operands:

address - character - Number - Logical Data



\* Single - Instruction - Multiple - Data "SIMD" Data types

- \* ALU
- 8 byte
- 16 half word
- 32 + word



Byte  
↑  
STRB R0, [100]

Byte Jai  
↑  
R0 no B  
↑  
memory address 100

STR R0, [100]  
↓  
R0 Register Ji Jai

Add 100  
100  
+ 0111

move → R ← R, Constant → R  
local → memory → R

move R0, 1  
mov R1, 0

0 - 1 = -1  
jump Z flag = 0

Sub R0, R1, R0 R1 - R0

BZ xyz jump if Z flag = 1 "black"

skip [ ... ] xyz

xyz str R0, [100]

\* Data Transfer:

32 bit = 4 Byte

1. Source → LDR R0, [100]

2. destination

3. Data [100]

STRB R0, [100]  
↓  
byte.

LDRH R0, [100] ⇒ 16 bit "1/2 High"

LDR L R0, [100] ⇒ 16 bit "1/2 Low"




Copy إلى الذاكرة من memory و Stack

\* unsigned carry

$$\begin{array}{r} 1001 \quad 9 \\ + 1110 \quad 14 \\ \hline 10111 \quad 23 \end{array}$$

\* signed overflow



إذا تم ضبط Carry في عملية Overflow في unsigned

\* signed




$$\begin{array}{r} 1001 \quad -7 \\ + 1110 \quad -2 \\ \hline 0111 \quad -9 \end{array}$$

0111 في حاله صفر والجواب لـ -9 في overflow = 1


\* إذا صحته رقم (-) والجواب قطع (+) في overflow = 1  
 \* // // // (-) // // (+) // // \*

\* overflow في عملية

\* shift Right





\* shift left




Logical

Carry bit قطع

\* logical  $\rightarrow$  un signed  
 \* Arithmetic  $\rightarrow$  signed } linear shift.



بالجزء الرقم بحيز  
 الرقم نقل الرقم وحيزه لليسار وهو تقريبا  
 $\frac{5}{2} = 2.5 \approx 2$  أكبر عدد صحيح أقل من الرقم



12  $\rightarrow$  0001 0010 BCD } Conversion.  
 0000 1100

\* Transfer of control :  
 jump  $\rightarrow$  Conditional.  
 $\hookrightarrow$  un conditional.

دالة jump



\* Examples of shift and Rotate operation

10100110 Logical right shift 3 bit 00010100

3 bit carry  
Carry = 1 → Register up bit

10100110 Arithmetic left shift 3 bit 10110000

10100110 → 10110000  
 ← كاري  
 ← كاري  
 ← كاري

10100110 Arithmetic right shift 3 bit 11110100

10100110 → 11110100  
 ← كاري  
 ← كاري  
 ← كاري

\* Conversion:

ex: convert from decimal to binary.

بنسخته BCD

12 8 bit 0000 1100 Hex

12 8 bit 0001 0100 Bcd




BCD → 4 bits = one digit


\* input & output  
المُدخل والمُخرج  
المُدخل هو ما يدخل في الـ CPU  
المُخرج هو ما يخرج من الـ CPU

\* Transfer of Control : Sequential  
التحكم في التدفق  
التحكم في التدفق يعني التحكم في ترتيب تنفيذ التعليمات  
ex: jump, Branch

un conditional → دائماً true  
Conditional → لنزوم فحص



\* Conditions Flag  
علامات الحالة





BR  $\geq$  200 إذا  $FZ=1$   $\rightarrow$  Branch Address 200

"Seq"  $FZ=0$  Code بالتتابع

JN  $\geq$  300 jump إذا  $FZ=0$

"next instruction's بتأخر  $PC=6$  بالعدد إلى قبل"


بما أن  $BR=100$  مع  $PC$  يتأخر إلى قيمة

$PC = PC + 100$

$PC = PC + displacement$

$PC = address$

\* Call Function "procedure call"



في يتسبب jump

كل المتتابعات

$PC=412$


"push" بتخزينه في  $PC$  لولا stack

"pop" بجده  $PC$  من stack

\* BRE R1, R2, 235

if R1 equal R2  $\rightarrow$  "BR 235"

\* Call procedure"




PC → push on stack "عزيمه Call الى"

PC = [memory]

Ret → jump pop stack

PC = PC الى



X86 → CPU "نوع" من معالجات







\* أي أمر سي أنقله من reg إلى memory لنقلها للآلة  
 على MAR وسيتغير حسب عنوانه مع address bus.

حجم الذاكرة =  $2^8$  Cell = 8 line. "address bus"

$$2^{10} = K$$

$$2^{20} = M$$

$$2^{30} = G$$

$$2^{40} = T$$

\* MBR: memory buffer register. يتوسط Data Bus

Data Bus = Cell length.

\* I/O AR: I/O address register

I/O register مع address bus


\* I/O BR: I/O Buffer register

I/O register مع Data bus

\* PC = Program Counter


next instruction add له

\* IR = Instruction Register





\* PC: auto increment  
 Fetch cycle      Execute cycle



\* action categories "operation & priority"

- processor-memory: Data transferred from processor to memory or from memory to processor
- Load "memory to reg"      • Store "reg to memory"
- Data processing: operation "+ - \* / %" and, or
- Control: jump or Branch, Call function
- processor-I/O

\* Example.

AC → "one register"  
 add [100], [200]      AC  
 add [10]

"AC" من صوبرد فكلز يكون



16 Hex

1940
5941
2941

300  
301  
302

memory

300	PC
	AC
1940	IR

PC → MAR  
IR ← MBR

1940
0001
0001
Load

instruction

↓  
0001  
↓  
Load

[1940] no data  
AC: 0001

Step 1

Fetch

940

0003
0002

941

300	PC
0003	AC
1940	IR

Step 2

PC increment

\* Slide 12

\* Interrupts: ʔep lā

• Polling: ʔep lā 5ms ʔep lā CPU I/O ʔep lā check

• Interrupt: ʔep lā ʔep lā ʔep lā

Interrupt Bus 0 → ʔep lā

1 → Interrupt ʔep lā

ʔep lā \* I/O

interrupt \* division by zero, arithmetic overflow

\* exception

\* Hardware failure ʔep lā

\* Timer



Function to create ISR interrupt

int 0, int 1, int 2

Instruction "interrupt"

\* Slide 14

\* Slide 15A

\* int 0

int 1

Priority

Sequential

0000

1000

...

...

...

To one check

...

...

...

...

...

Function to create ISR  $\hookrightarrow$  interrupt  $\hookrightarrow$  \*

int 0, int 1, int 2  $\rightarrow$  00E, 10E, 50E  
 Instruction "interrupt"

\* Slide 14  $\rightarrow$   $\mu$  +  $\mu$   $\rightarrow$  29


\* Slide 15 "interrupt"  $\rightarrow$  29  
 "interrupt"  $\rightarrow$  29

\* int 0  $\rightarrow$  1 } ① priority  
 int 1  $\rightarrow$  1 } ② sequential

\* slide 16 :  $\mu$   $\rightarrow$  29

\* 17 - 20 "slide"  $\rightarrow$  29

\* Silde 21  $\rightarrow$   $\mu$



interrupt  $\rightarrow$  printer, Disk, Communication  $\rightarrow$  Disk

priority: printer = 1  
 communication = 2  
 Disk = 3

no Disk  $\rightarrow$  communication  $\rightarrow$  printer



① البرنامج "user program" في وقت 10 sec  
 في 10 sec كل "printer interrupt" في 15 sec كل  
 "Communication interrupt" في printer في 5 sec كل  
 من الـ priority في "Communication" في كل 2.5  
 في 10 sec كل في وقت 15 في 10 + 15 = 2.5  
 في 25 t = كل "Disk interrupt" في 10 في 12 في 2.5  
 في 35 = 25 + 10 في printer في 5 sec في 12  
 في 40 t = في user program في 10 في 3

\* Sequential write out priority


printer → start: 10  
           → End: 20

Communication → start: 20  
                   → End: 30

Disk → start: 30  
       → End: 40


\* I/O Function

\* data في new address في I/O في



address → Cell address  
 read → Data في address  
 write → Data في address





\* Capacity of memory = 256 MB

\* Cell = 16 bits

\* Address bus = ??

$256 \times 2^{20} = \square \text{ Byte}$

width of cells = 1 cell = 2 Byte

width of Data \* 128 M cells =  $2^7 \cdot 2^{20}$

\* MBR = width of data =  $2^{27}$  cells

\* MAR = length of address Address bus = 27 bus

\* Address bus in memory  $\neq$  Address bus in CPU

\* Slide 25  $\rightarrow$  عم التقرينات

\* Slide 26:

\* Data Bus

$\Rightarrow 32 =$  one access we read 32 bit

$\Rightarrow 64 =$  " " " " " " = 64 bit

performance us with data  $\rightarrow$  زيادة سرعة نقل البيانات

\* Address Bus.

cpu  $\rightarrow$  memory  $\rightarrow$  data bus

\* determine the Maximum possible memory capacity of the system.



\* point to point Interconnect

والا يربط بين نقطتين

\* Ch 11 : Addressing modes.


ADD 1000

شوي قسم 1000 = Constant ?  
 cpu ?? 1000 = memory address ??  
 AC = AC + 1000 ??

Addressing mode

- Immediate "Constant" بعض صيغة Instruction نفسها
- Direct "memory Address" [1000]
- Indirect "memory" "in direct"

address 1000  
 operand  
 [1000] address 1000  
 الـ address الى جواه هي



• Register:

ADD R0, R1, R2 \* reg

• Register indirect:

R1 = 1000

LDR R0, [R1]

LDR R0, 4000 ✓

Reg  
 memory address



• Displacement


LDR R0, [R1+2]

• Stack

push R0

\*  $PC = PC + \text{mode bit}$  ~~...~~

\* Displacement Addressing



A + (R)  
+ base  
address

index  
in  
reg.

ADD R0, [R1+1]

ADD R0, [Array + R]

base

index  
in  
reg.

\* note "LDA, STR" are

"mov, Mov" Intel

\* Relative Addressing:

Jump, Branch

$PC = PC + \text{[ ]}$

\* Instruction length:



